Monday, May 01, 2006

Tech Link (Processor): Intel Core versus AMD's K8 architecture

It's been a while since AMDTech made an article that never really bashed Chipzilla. They always manage to spew out an exciting amount of bash, you'd really think they already lost their mind. However, in this new article, in fact, I posted it a few minutes after they made it live on their site, they manage to at least focus on the topic at hand without too much fanboyism in the air. I guess, the sample that they currently have on hand (and yet can't post results due to NDA) may have been changing their minds so far, and affecting their capability to bash Chipzilla. Oh well, read on to find out more....


Introduction
Wide Dynamic Execution, Advanced Digital Media Boost, Smart Memory Access and Advanced Smart Cache; those are the technologies that according to the marketing people at Intel enable Intel to build the high performance, low energy CPUs using the new Core architecture.

Of course, as an AnandTech Reader, you couldn't care less about which Hyper Super Advanced Label the marketing folks glue on their CPUs. "Extend the digital lifestyle by combining robust performance with low power consumption" could have been another marketing claim for the new Core architecture, but VIA already cornered that sentence for its C7 CPUs. The marketing slogans for Intel's Core and VIA's C7 are almost the same; the architectures are however vastly different.

No, let us find out what is really behind all this marketing hyper-talk, and preferably compare it with the AMD "K8" (Athlon 64, Opteron) architecture of Intel's NetBurst and Pentium M processors. That is what this article is all about. We talked to Jack Doweck, the engineer who designed the completely new Memory Reorder Buffer and Memory disambiguation system. Jack Doweck is one of the Intel Israel Development Center (IDC) architects.


Source:AMDTech

No comments: